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Impact of body thickness and scattering on III-V
triple heterojunction Fin-TFET modeled with
atomistic mode space approximation
Chin-Yi Chen, Hesameddin Ilatikhameneh, Jun Z. Huang, Gerhard Klimeck, Michael Povolotskyi
Abstract—The triple heterojunction TFET has been originally
proposed to resolve TFET’s low ON-current challenge. The
carrier transport in such devices is complicated due to the
presence of quantum wells and strong scattering. Hence, the
full band atomistic NEGF approach, including scattering, is
required to model the carrier transport accurately. However, such
simulations for devices with realistic dimensions are computa-
tionally unfeasible. To mitigate this issue, we have employed the
empirical tight-binding mode space approximation to simulate
triple heterojunction TFETs with the body thickness up to 12
nm. The triple heterojunction TFET design is optimized using the
model to achieve a sub-60mV/dec transfer characteristic under
realistic scattering conditions.
Index Terms—tunnel field effect transistors (TFET), triple het-
erojunction TFETs, body thickness, scattering, atomistic mode-
space quantum transport
I. INTRODUCTION
The tunneling field-effect transistor (TFET) being able to
surpass the Boltzman limit is considered as a promising
candidate to replace metal-oxide-semiconductor field-effect
transistor (MOSFET) for the future low-power applications
[1]–[11]. However, the low transmission probability of the
band-to-band-tunneling (BTBT) process limits the ON-current.
Therefore, the triple heterojunction TFET has been proposed to
increase the ON-current by forming two quantum wells in the
tunnel junction to decrease tunneling distance and introduce
resonant-enhanced tunneling [12], [13].
The carrier transport in such devices depends on three
factors: 1) the interaction between confined states in quan-
tum wells and propagating states in conduction and valence
bands, 2) the BTBT process of confined states in quantum
wells, and 3) the scattering effects that thermalize carriers
within the quantum well [14], [15]. Therefore, the accurate
atomistic quantum transport simulation, including scattering
mechanisms, is the fundamental approach to model such
devices [16]–[18]. The quantum transport simulation is usually
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Fig. 1: (a) The time-consuming part of the two quantum transport
algorithms: QTBM and RGF. H and E are the Hamiltonian and
energy. ψ and S are the wave function and the strength of the carrier
injection from contacts. (b) The quantum transport simulation time
for different body thicknesses using the empirical tight-binding basis
in the real space and the mode space. The simulations are performed
in Nanoelectronics Modeling tool NEMO5 [24], [25] by 36 Intel
Xeon Gold ”Sky Lake” processors.
conducted by quantum transmitting boundary method (QTBM)
[19], [20] or non-equilibrium Green’s function (NEGF) [21],
[22] using the recursive Green’s function (RGF) algorithm
[23].
Both methods are capable of capturing the quantum me-
chanical effects in nano-devices. However, QTBM cannot
capture inelastic scattering. Fig. 1 (a) shows the schematics
of QTBM and RGF. For QTBM, one has to compute the
wave functions of an open system. The wave functions are
obtained as solutions of the linear system with the size equal to
the Hamiltonian matrix dimension. The method is numerically
efficient because it computes only a few wave functions per
energy, namely, for the states of particles that are injected
into the device from the propagating modes in the leads
[19], [20]. Since the method is based on the wave function
formalism, it cannot describe incoherent processes such as
inelastic scattering. For RGF, the device is partitioned into
thin slabs, and its Green’s function is solved recursively. Since
the calculation of Green’s function requires matrix inversion,
RGF is usually slower than QTBM. However, since RGF is
capable of including scattering mechanisms, in this work, RGF
is chosen to study the triple heterojunction TFET.
The computation cost of RGF is O(N3Ns) where Ns is the
number of the slab in the device, and N is the matrix size
2of each slab. N is proportional to the number of atoms per
slab times the number of the orbitals per atom [13]. Since
the number of the atoms grows with the device dimension,
the computation becomes too expensive for the realistic body
thicknesses (i.e. > 8 nm) [2], [26]–[33]. Fig. 1 (b) shows how
the simulation time of an ultra-thin body (UTB) TFET grows
with body thickness. RGF simulation time for 12 nm thick
devices using the empirical tight-binding sp3d5s∗ basis in real
space is 10 hours per Poisson equation iteration. 1000 hours
are needed to obtain the transfer characteristic of a transistor,
considering the number of required iterations and bias points,
which is prohibitively time-consuming for device optimization.
The mode-space (MS) approximation [13], [34] that com-
presses the basis to reduce the simulation time becomes
necessary to enable device research for the body thickness
exceeding 10 nm. With the MS approximation, the RGF
simulation time for a 12 nm thick device is reduced to one
hour, which allows studying the device characteristics in detail.
Previously, the MS approximation has been used to simulate
nanowire MOSFETs and homojunction UTB TFETs [13],
[35]. In this work, we expand the method to simulate UTB
heterojunction TFETs. To describe the scattering of carriers in
quantum wells, an efficient thermalization model, that showed
to match experimental data, has been incorporated into the
MS approximation [16], [17]. The simulation time of a device
with 12 nm body thickness increases by 25% if the scattering
is included, which is practically acceptable.
The paper is divided into four sections. In section II, we
present the transferable transformation matrix for different
transverse wave vectors in UTB applications. In section III,
the working principle of the triple heterojunction TFET is dis-
cussed. The full empirical tight-binding basis in real space and
the mode space are benchmarked for transfer characteristics
and local density of states (LDOS). In section IV and V, the
performance of the triple heterojunction TFETs with a body
thickness of 12 nm is evaluated in the ballistic limit, and the
impact of scattering is analyzed.
II. TRANSFERABLE TRANSFORMATION MATRIX
For the MS approximation, the Hamiltonian size is reduced
by the transformation:
h(k‖)n×n = U
T
n×NH(k‖)N×NUN×n (1)
whereH is full basis Hamiltonian constructed by the empir-
ical tight-binding (ETB) method and U is the transformation
matrix generated by the mode space algorithm by optimizing
the modes near the band edges [13], [34]. h is the reduced-size
mode space Hamiltonian capturing the modes near the band
edges, which contribute significantly to electronic transport.
The accuracy of the sub-bands far from the band edges is sac-
rificed to reduce the representation such that n is significantly
smaller than N [13], [34].
The electronic transport in a UTB system requires sam-
pling multiple transverse wave vectors (k‖) along the periodic
direction. Traditionally, the reduced-size Hamiltonians at each
sampled k‖ are supposed to be generated by different transfor-
mation matrices because the modes contributing to electronic
transport are different for different k‖. However, generating
the transformation matrix for each sampled k‖ is a time-
consuming process due to the basis optimization [17], [34].
In this work, we find out that generating the transformation
matrix for each sampled k‖ is not necessary since the matrix
is transferable within a sizable range of k‖.
Fig. 2(a) is the electronic structures of a 4 nm InAs UTB
grown along the [100] direction and confined along the [011]
direction. The transformation matrix is generated for k‖ =
0.025 2pi
a0
. It can be used to reduce the basis size while
capturing the modes nearby the band edges for k‖ in the
range of 0 to 0.05 2pi
a0
. However, for k‖ that is larger than
0.05 2pi
a0
, it can not capture the modes nearby the band edges
since the modes are too different from those of k‖ = 0.025
2pi
a0
. Considering these facts, one can divide the whole k‖
space into several segments and use the same transformation
matrix to generate the reduced-size Hamiltonian within each
segment. This feature is the critical feature for applying MS
approximation in a UTB system as it avoids the efforts to
generate redundant transformation matrices.
The transformation matrix is not just transferable for dif-
ferent k‖. It is also transferable for different strain conditions.
For heterojunction devices, the strain is a critical and inherent
factor that affects material properties like the effective mass
and the bandgap. Fig. 2(b) shows the electronic structure of a
4 nm InAs UTB with 3.4% bi-axial compressive strain, which
will be used in the triple heterojunction TFET studied later
in this work. In Fig. 2(b), the same transformation matrix has
been used as the one in Fig. 2(a). Since the transformation
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Fig. 2: Electronic band structure for a 4 nm InAs UTB computed
using both empirical tight-binding basis in the real space and the
mode space with (a) zero strain and (b) 3.4% bi-axial compressive
strain. The zero strain transformation matrix generated at k‖= 0.025
2pi
a0
is used to obtain the above mode space basis. The basis reduction
ratio (n/N ) is 178/800.
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Fig. 3: (a) Device schematics, (b) transfer IV characteristic, (c)
transmission probability at VGS = 0.3 V, and (d) band diagram
at VGS = 0.3 V of double-gate InGaAs homojunction and triple
heterojunction TFET with 4 nm body thickness. The transfer IV
characteristic is computed using the empirical tight-binding basis in
both the real space and the mode space.
matrix is transferable for different strains, one can easily use
MS approximation for devices with different strain conditions.
III. METHOD VALIDATION
In this section, the MS approximation is validated for the
In0.53Ga0.47As homojunction (homo-) and the triple hetero-
junction (hetero-) TFETs. The double-gate UTB schematics
are shown in Fig. 3 (a). The body thickness of 4 nm is
chosen since using the full basis to simulate a complete I-
V curve is computationally expensive as the body thickness
increases further. The triple heterojunction TFET design con-
sists of a P-doped In0.53Ga0.47As and GaAs0.5Sb0.5 source
with Na = 5×10
19 cm−3, an intrinsic InAs and InP channel,
and an N-doped InP drain with Nd = 2 × 10
19 cm−3. The
confinement direction is along the [011] direction, and the
transport direction is along the [100] direction. The crystal
growth direction is along the transport direction to simulate the
vertical Fin-TFET structure [27]. The substrate is assumed to
be InP such that InAs is under 3.41% bi-axial compressive
strain while the rest of the materials are not under strain.
The gate dielectric is a 3.2 nm thick ZrO2 with the relative
dielectric constant of 15. The source to drain bias (VDS) is
0.3 V.
The InGaAs homojunction and triple heterojunction TFET’s
transfer IV characteristic (IDS-VGS) are shown in Fig. 3 (b).
The IV curves are shifted to have a fixed OFF-current value of
10−3 µA/µm at VGS = 0 V. The current obtained from the MS
approximation agrees with the current calculated by the full
ETB basis. The error introduced by the MS approximation is
quantified through the expression ∆Ierr=|Ifull − IMS |/Ifull.
At the ON-state, where VG = 0.3 V, the triple heterojunction
TFET’s ∆Ierr is 16%, which is slightly higher than the
InGaAs homojunciton TFET’s ∆Ierr which is 6%. The higher
error in the heterojunction case is expected due to the presence
of junction interfaces, and more transformation matrices are
used (one for each material).
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Fig. 4: LDOS of (a),(b) the InGaAs homojunction TFET and (c),(d)
the triple heterojunction TFET at the ON-state (VGS = 0.3 V) along
the channel computed using the empirical tight-binding basis in both
the real space and the mode space.
The ON-current (ION ) of the triple heterojunction TFET
is 68 µA/µm, which is much higher than the InGaAs ho-
mojunction TFET’s ION 1.8 µA/µm. The reason is that the
triple heterojunction TFET’s tunneling distance is smaller than
the InGaAs homojunction TFET’s tunneling distance due to
the staggered-heterojunction (GaAsSb/InAs) used in BTBT
tunneling region as shown in Fig. 3 (d). Since InGaAs and
InP are present in the source and the channel, two quantum
wells are formed in the tunneling junction. The quantum well
states introduce resonant-enhanced tunneling that boosts the
transmission probability close to 1, as shown in Fig. 3 (c).
To gain a better understanding of the MS approximation, the
local density of states (LDOS) of the InGaAs homojunction
and triple heterojunction TFET at the ON-state (VGS= 0.3 V)
are shown in Fig. 4. In (a) and (b), the InGaAs homojunction
TFET’s LDOS computed from the real space and the mode
space are almost the same. While in (c) and (d), the triple
heterojunction TFET’s LDOS computed from the real space
and mode space has some differences. Aside from the aligned
resonant states that introduce the resonant-enhanced tunneling,
some extra un-physical states at the heterojunction interfaces
are visible in the LDOS computed by the mode space. The
resonant states and the un-physical states are marked with
black dashed circles.
The material interface needs extra attention in the MS ap-
proximation since the coupling Hamiltonian at the interface is
multiplied with the transformation matrices of both materials.
That’s why we see the un-physical localized states near the
interfaces. These un-physical localized states are part of the
reason why the triple heterojunction TFET’s ∆Ierr is higher
than the InGaAs homojunction TFET’s ∆Ierr.
The energy window of the MS basis for materials used in
the tunneling junction (GaAsSb and InAs) should be increased
to reduce triple heterojunction TFET’s∆Ierr . Fig. 5 shows the
basis optimization with different energy windows for the 4 nm
GaAsSb UTB used in the triple heterojunction TFET. GaAsSb
basis #1 has the energy window that covers the valence band
(∆EV ) for 100 meV, which is used to obtain the results shown
previously in Fig. 3. GaAsSb basis #2’s ∆EV is 500 meV,
40.5
Fig. 5: Electronic structure of a 4 nm GaAsSb UTB with the energy
window that covers the valence band (∆EV ) with (a) 100 meV and
(b) 500 meV. The shading shows the energy window used for the
bases optimization. The basis reduction ratios (n/N) are (a) 125/800
and (b) 200/800.
which is larger than the quantum well depth of 420 meV in
the triple heterojunction TFET. When GaAsSb basis #1 is
replaced with GaAsSb basis #2, the error is reduced from 16
% to 6%. Since the accuracy of the confined states is critical to
electronic transport in the triple heterojunction TFET, the MS
approximation for such applications requires a large enough
energy window, which covers the depth of the quantum well.
IV. 12 NM BODY THICKNESS TRIPLE HETEROJUNCTION
TFETS
The reported triple heterojunction TFET designs in the
references [12], [13] were optimized for the body thickness of
4 nm due to the computational limits. However, devices with
such a thin body are difficult to be realized in experiments.
With the MS approximation, we can increase the simulated
body thickness to 12 nm, which is the thinnest possible body
thickness for III-V materials Fin-TFET structure [32].
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Fig. 6: (a) Transfer IV characteristic and (b) sub-threshold swing
(S.S.) for InGaAs homojunction and triple heterojunction TFET with
the body thickness (Tch) of 4 nm and 12 nm.
lmopqt
5 vw z{ 20
|}~
5   20

0.5
0
-0.5
Ł









(b)(a)
 G G
 ¡¢£¤¥¦§ states 
¨©ª«¬­d
S S
Fig. 7: LDOS along the channel of triple heterojunction TFET with
a body thickness of 12 nm at (a) VGS = 0.3 V and (b) VGS = 0.5
V. The quasi-bound states of the quantum states are indicated by the
dashed lines.
The transfer characteristics and the extracted sub-threshold
swing (S.S.) of the triple heterojunction TFET with the body
thickness of 12 nm are shown in Fig. 6 (a) and (b). The InGaAs
homojunction TFET’s simulation results are also displayed
as a reference. When the body thickness increases, the triple
heterojunction TFET’s ION decreases significantly while the
InGaAs homojunction TFET’s ION does not. Nevertheless, the
triple heterojunction TFET’s sub-threshold swing retains sub-
60mV/dec which is still better than the InGaAs homojunction
TFET.
The triple heterojunction TFET’s ION depends on the
alignment of the resonant states in the quantum wells. Table.
I summarizes ION of the InGaAs homojunction and triple
heterojunction TFET with 12 nm body thickness at VGS = 0.3
V and 0.5 V. For the InGaAs homojunction TFET, ION at VGS
= 0.3 V or 0.5 V are of the same order. The impact of the gate
bias is limited due to the weak gate control and, consequently,
a large scaling length [30], [36]. In contract with the InGaAs
homojunction TFET, the triple heterojunction TFET has the
resonant enhanced tunneling that compensates the enlarged
tunneling distance due to the loose gate control. Once VGS
is large enough to achieve the resonant enhanced tunneling
condition, ION increases from 3.9 µA/µm to 50 µA/µm. Fig.
7 (a) and (b) show the LDOS of the triple heterojunction TFET
with 12 nm body thickness computed at VGS = 0.3 and 0.5
V. For VGS = 0.5 V, the two resonant states are aligned to
achieve the resonant enhanced tunneling condition such that
the ION increases up to 50 µA/µm.
V. EFFICIENT SCATTERING MODEL
The strong scattering and thermalization in the highly doped
source and drain regions have a significant impact on the
transport properties of tunneling devices [14], [37]–[42]. Dif-
ferent mechanisms such as electron-electron scattering [43]–
[50], electron-phonon scattering, electron-ion scattering, plas-
mon scattering, etc. contribute to the strong scattering and
thermal ionization. Including all of these scattering mech-
anism, especially electron-electron scattering, into RGF is
computationally unfeasible for realistic devices. Hence, an
effective carrier thermalization method is needed. An effec-
tive thermalization approach for tunneling devices has been
developed for resonant-enhanced tunneling diodes [37] and has
been shown to match experimental data on Nitride tunneling
devices for a wide range of bias conditions [16]. In this
work, a combination of the mode-space approximation and
the thermalization approach is used to include thermalization
into atomistic simulation of devices with large and realistic
dimensions.
Thermalization of carriers in source and drain contacts, has
two main impacts which significantly distort the transport
properties: 1) filling quantum well states near the source
ION [µA/µm] Homo. Hetero.
VGS=0.3V 0.7 3.9
VGS=0.5V 4 50
TABLE I: The ION for InGaAs homojunction (homo.) and triple
heterojunction (hetero.) TFETs with Tch=12 nm.
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thickness at the OFF-state (a) with and (b) without scattering effects.
The dashed line marks a quantum well region filled by electrons due
to the scattering.
region, 2) widening the resonance energies inside the well.
Including scattering accurately is crucial, since the states in
the quantum well contribute to a significant part of the channel
leakage.
In this work, the effective scattering rate in the source
and the drain is estimated from the mobility, that empirically
represents the strength of the scattering. Since the mobility (µ)
of the highly doped III-V materials ranges from 102 to 103
cm2/(V.s) [51]–[53] with the effective mass (m∗) of 0.001 ∼
0.01, the reasonable energy broadening (η ∼ qh¯
2m∗µ
) is about
1 ∼ 10 meV. In this work, the broadening factor of 10 meV is
used to explore the worst-case scenario [16]. The momentum
relaxation time is 32 fs (τ = h¯
2η
).
For triple heterojunction TFET, the quantum well states
in the tunneling junction contribute to the OFF-state leakage
current. The OFF-state LDOS of the triple heterojunction
TFET with 4 nm body thickness, computed by the ballistic and
the scattering model, is shown in Fig. 8 (a) and (b). The deep
quantum well states are marked with the black circle. In the
ballistic simulation, the deep quantum well states are slightly
occupied by the carriers injected from the contacts. While for
the scattering model, the quantum well states are populated by
the scattering thermalized carriers, which is close to the real
situation when devices operate at room temperature.
The thermalized quantum well states introduce the leakage
path and increase the sub-threshold leakage. Fig. 9 compares
the 4 nm thick triple heterojunction TFET’s transfer IV charac-
teristics with and without scattering. With scattering, the sub-
threshold current at VGS = -0.3 V is 10
3 times higher than
the results of the ballistic simulation. The MS approximation
is also applied to the scattering simulation, and it introduces
a small ∆Ierr of 10%.
The results of the scattering model for the 12 nm thick
triple heterojunction TFET are shown in Fig. 10, where (a) are
the transfer IV characteristics, and (b) are the extracted sub-
threshold swings. Both the ballistic and the scattering results
are plotted to show the introduced degradation from scattering.
Contrary to the 4 nm thickness case, for the 12 nm thickness
case, the scattering and the ballistic simulations give very
similar results. The reason is that the thermalized quantum
well states in the 12 nm thick device have a long tunneling
distance in the channel to tunnel through, which leads to a
low transmission probability. Fig. 11 (a) and (b) are the 12 nm
thick triple heterojunction TFETs OFF-state LDOS computed
by the ballistic model and the scattering model. The marked
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Fig. 9: Transfer IV characteristics of a triple heterojunction TFET
with 4 nm body thickness computed with and without scattering
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thermalized quantum well states have a negligible contribution
to the OFF leakage due to the long tunneling distance toward
the drain.
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VI. SUMMARY
In this work, the triple heterojunction tunneling FinFET
with the body thickness of 12 nm is studied using the mode
space approximation. The sub-threshold swing retains sub-60
mV/dec value, and the degradation due to the scattering is
negligible. The transformation matrix that generates the mode
space basis is found transferable for different strains and trans-
verse wave vectors, which is a convenient feature for the mode
space UTB simulations. When the mode space approximation
is applied in the heterojunction devices, un-physical states at
the heterojunction interface can be introduced if the mode
space energy window is chosen too small. However, the error
can be reduced by increasing the mode space basis’s energy
window to cover the depth of the quantum well. Overall,
the combination of the mode space approximation and the
6empirical scatting model made the analysis of TFET with a
realistic dimension possible.
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